RTL Hardware Design Using VHDL – Coding for Efficiency, Portability, and Scalability : Coding for Efficiency, Portability, and Scalability
by
Pong P. Chu
Book Details
Format
Hardback or Cased Book
Book Series
IEEE Press
ISBN-10
0471720925
ISBN-13
9780471720928
Publisher
John Wiley & Sons Inc
Imprint
Wiley-IEEE Press
Country of Manufacture
US
Country of Publication
GB
Publication Date
May 23rd, 2006
Print length
694 Pages
Weight
1,432 grams
Dimensions
25.70 x 18.50 x 3.90 cms
Product Classification:
Electronics & communications engineeringElectronics and communications engineering
Ksh 25,550.00
Werezi Extended Catalogue
0 in stock
Delivery Location
Delivery fee: Select location
Secure
Quality
Fast
This text teaches readers how to systematically design efficient, portable "moderately complex" digital circuits using the VHDL hardware description language and synthesis software. The focus is on the module-level design, which is composed of functional units, routing circuit and storage.
The skills and guidance needed to master RTL hardware design This book teaches readers how to systematically design efficient, portable, and scalable Register Transfer Level (RTL) digital circuits using the VHDL hardware description language and synthesis software. Focusing on the module-level design, which is composed of functional units, routing circuit, and storage, the book illustrates the relationship between the VHDL constructs and the underlying hardware components, and shows how to develop codes that faithfully reflect the module-level design and can be synthesized into efficient gate-level implementation. Several unique features distinguish the book: * Coding style that shows a clear relationship between VHDL constructs and hardware components * Conceptual diagrams that illustrate the realization of VHDL codes * Emphasis on the code reuse * Practical examples that demonstrate and reinforce design concepts, procedures, and techniques * Two chapters on realizing sequential algorithms in hardware * Two chapters on scalable and parameterized designs and coding * One chapter covering the synchronization and interface between multiple clock domains Although the focus of the book is RTL synthesis, it also examines the synthesis task from the perspective of the overall development process. Readers learn good design practices and guidelines to ensure that an RTL design can accommodate future simulation, verification, and testing needs, and can be easily incorporated into a larger system or reused. Discussion is independent of technology and can be applied to both ASIC and FPGA devices. With a balanced presentation of fundamentals and practical examples, this is an excellent textbook for upper-level undergraduate or graduate courses in advanced digital logic. Engineers who need to make effective use of today's synthesis software and FPGA devices should also refer to this book.
Get RTL Hardware Design Using VHDL – Coding for Efficiency, Portability, and Scalability by at the best price and quality guaranteed only at Werezi Africa's largest book ecommerce store. The book was published by John Wiley & Sons Inc and it has pages.